This paper presents an experimentally verified analytical model of temperature-dependent yield effects on the curvatures of composite beam structures used in complementary metal-oxide semiconductor microelectromechanical systems (CMOS MEMS). The temperature-dependent effects on composite beam curvatures of a thermal process can be predicted by extracting key parameters from the measured curvatures of a limited number of CMOS MEMS composite-layer combinations. The effects due to thermal history in MEMS packaging, which change the characteristics of beam curvatures due to material yield, are further analyzed. The models are verified with measured results from beam structures fabricated by an application-specific integrated circuit-compatible 0.18 μm 1P6M CMOS MEMS process using a white light interferometer. These models can be applied in electronic design automation tools to provide good prediction of temperature-dependent properties related to CMOS MEMS beam curvature, such as sensing capacitance, for monolithic sensor system on chip design.
Introduction
Sensor integration has attracted significant attention in recent years for enabling the sensing and processing of multiple environmental intelligences on a single electronics device. One integration approach is to integrate the complementary metal-oxide semiconductor (CMOS) circuit and microelectromechanical systems (MEMS) sensors on a compact monolithic substrate [1, 2] . Monolithic integration of these MEMS structures with circuits by the CMOS MEMS process may reduce overall chip size and avoid nonreproducible parasitic components and additional signal losses due to interconnection between the sensor and the circuit. Post-CMOS MEMS processing is commonly adopted and made compatible with the conventional CMOS application-specific integrated circuit (ASIC) process [3] [4] [5] . For these CMOS MEMS processes, however, MEMS structures made up of the composite layers of metal and oxide experience temperaturedependent deformation due to residual stresses and variation of thermal stresses. The cantilever beam element, for example, is widely used in MEMS sensors and actuators including sensing fingers of the MEMS accelerometer [6] , radio frequency (RF) MEMS switch [7] , etc. The variation of the curvature of beams in these MEMS sensor designs may cause variation of sensing capacitance, which brings uncertainty to sensor read-out circuit design specifications and overall microsystem performances. The complicate residual stress distribution within composite layers at a given operation temperature makes it difficult to predict beam curvatures accurately in CMOS MEMS processes. To describe the composite-layer behavior, several analytical formulas have been discussed [16] for accurate modeling of elastic deformation of MEMS structures due to residual stress, from simple structures [14, 15] to multilayer structures, including the extension of the Stoney formula [18] and analysis based on the continuity of strain among layers [19] . These works can be used to develop test patterns to extract residual stresses of fabricated multilayer MEMS structures [17] . However, temperature dependence for deformation modeling was not considered in these works. On the other hand, generalized formulas [8] and matrix forms [9] for curvature radius and layer stresses modeling caused by thermal strain in semiconductor multilayer structures have been developed. The analysis of temperature dependence of a three-metal CMOS process by introducing the coefficient of thermal expansion (CTE) is studied [10] . Extended modeling and validation for largedisplacement beam actuator applications based on the matrix forms have also been proposed [11] . In this paper, we analyze and provide the temperature-dependent analytical model of the beam curvature of all the different layer combinations allowed by a complete ASIC-compatible CMOS process. The numerical values of beam curvatures can be predicted by key parameter extraction from the experimental data. The model covers the packaging thermal effects of the MEMS capping process on the beam curvatures due to material yield. This model can be used in computer-aided design tools to provide good prediction of temperature-dependent properties related to CMOS MEMS beam curvature, such as sensing capacitance, needed for the sensor system on chip (SOC) design. We also validate the analytical model with measurement results for all the different oxide-metal-layer combinations using a 1P6M 0.18 μm ASIC-compatible CMOS MEMS process.
ASIC-compatible 1P6M CMOS MEMS process
A complete ASIC-compatible 1P6M CMOS MEMS process includes the foundry standard 1P6M CMOS process and the MEMS post-CMOS micromachining process. The microstructures are constructed by a dry-etch-based post-process. First, a hard mask (HM) layer is deposited on the standard CMOS wafer to define the MEMS structure. Second, a thick photoresist is coated to protect the non-MEMS area. Third, the microstructures are defined by anisotropic reactive ion etch of dielectrics. Fourth, an isotropic silicon undercut process is adopted to release the microstructures. Figure 1 shows the sectional view of CMOS MEMS process flow step by step. The movable structures are made from the stack of interconnect layers in conventional CMOS technology. Different metal layers can be electrically connected by using via in IMD. Additional metal layer is utilized as an HM layer to define high aspect ratio microstructures from damage. The post-process achieves high aspect ratio structures with excellent flexibility of wiring.
The standard CMOS process allows combinations of the presence of six-metal layers, M1-M6. To observe the characteristics of the beam curvature of the process, cantilever finger structures with 25-32 different combinations of M1-M5 metal layers are observed at 9 different zones on test keys. Top metal layer M6 is preserved to improve the reliability of measurement using a Zygo white light interferometer.
The packaging process is necessary for the MEMS device to protect microstructures. Wafer level capping by glass frit is adopted in this process. The silicon cap wafer is pre-etched to reserve the space of the MEMS device, and then glass frit is printed on the bond ring by screen printing. After the soft cure process, the cap wafer is placed on the CMOS wafer with precise alignment, and then wafer to wafer bonding gets completed during stress and the hot cure process. The temperature of hot cure is about 350
• C. The capping process is shown in figures 1(e) and ( f ). It is worth noting that glass capping is adopted in the experiment to allow the white light interferometer to measure the beam curvature through the transparent glass caps.
Analytical model for beam curvature
Consider a multilayer cantilever structure with N layers. Each layer i has a set of process/material properties X i = {t i , α i , σ i , E i } where t i is the layer thickness, α i is the temperature expansion coefficient, σ i is the residual stress under reference temperature T o and E i is the effective Young's modulus. For a given metal-oxide combinations, the layer properties of all N layers can be denoted as X = {X 1 , . . . , X N }.
Calculation of radius of curvature
We derived the out-of-plane curl due to stress gradient in the cantilever as follows. The stress gradient produces the deformation with the radius of curvature ρ. The force along the z-axis (perpendicular to the curling beam layer) can be expressed as
where ε is the internal strain of the curling beam generated to cancel the force of gradient residual stress. σ (z) and E(z) are defined piecewise as
where
The net force for the beam shall be zero. Therefore, ε can be derived from the following equation:
The neutral axis z = z o of a composite-layer beam shall meet the following condition:
Considering the curling beam due to the residual stress, the radius of curvature ρ shall meet the zero-moment criteria:
Here, σ b is the internal stress distribution as a function of z. Based on (3) and (4), we may rewrite (5) and derive the beam curvature 1/ρ:
where 
m . Another example of the 63rd combination R111110 (all metals exist except M6) is
m . Given the layer thickness and typical Young's modulus of metal and oxide layers for the CMOS MEMS process, we may extract residual stress of σ m and σ o by least-squares error minimization with beam curvature measurements of all or part of layer combinations with an offset. The residual stresses determine the slope and shape of the curvature versus layer combination curve and are independent of the curve offset in the simplified model. Therefore, residual stresses and offset can be extracted separately. Figure 2 shows the best curve fit of 32 measurements for the simplified model with parameters in table 1.
Even numbers of layer combinations (32 combinations) are compared in figure 2, since M6 is always present in our measurements as mentioned previously. The presence of each metal layer may have positive or negative contribution to the beam curvature, and the layer combination is binary coded. Therefore, the curve in figure 2 appears zig-zag and periodic in some sense. The average estimation error to curvature ratio is defined as the root square of the squared estimation error sum to squared curvature sum ratio. It is around 24% in this case with the offset value 185. From the analytical model, the other factor that determines the contribution of each layer to beam curvature is layer thickness. Therefore, the error of the simplified model can be further reduced by applying more accurate layer thickness of each layer in the CMOS MEMS process.
The complete analytical model can be imported into the electronic design automation (EDA) simulation tool using the Verilog-A format, and further incorporate with the curvature-to-capacitance model to derive a temperaturedependent sensing capacitance model of the cantilever beam with different oxide/metal combination for a given CMOS MEMS process. To model the temperature dependence of beam curvature at temperature T, the residual stress of any layer σ can be substituted by σ = σ o + α E T, where σ o is the residual stress at the reference temperature T o . Figure 3 shows the parameter extraction result for measurement data before and after the high temperature packaging process for capping. Beam curvatures change significantly after the process. Based on the proposed model, The highest temperature for the CMOS MEMS packaging process is around 350
Material yield due to high temperature packaging process
• C. During heating, the thermal expansion of composite materials introduces significant internal stress. At the same time, the yield strength drops at high temperature, as shown in figure 4 [12] . When the • C with the proposed model. stress reaches the yield strength of the material, especially metal layers, the material begins to deform plastically and releases the residual stress of metal layers. When the structure anneals and returns to normal temperature, the structure may accumulate more stress due to contraction. In section 3.4, the thermal history of the packaging process will be analyzed in more detail. Figure 5 shows the modeling error after parameter extraction for beam curvature after the high temperature packaging (capping) process, at 20, 40 and 60
Projection on curvature change due to thermal expansion
• C with typical CTE α m and α o applied to the residual stress σ = σ o + α E T. Table 2 shows the estimated residual stresses and mean square error of estimated curvature values to actual measurements (MSE) with parameter extraction for 20, 40 and 60
• C. It is found that the residual stress distribution of metal layers M1-M5 is not uniform as the simplified model in section 3.2 assumes. Table 2 shows that residual stresses of M1-M5 are different but invariant with the temperature, while M6 changes with the temperature. In the following section, the distribution of residual stress due to metal yield is discussed.
Estimation of yield point based on stress distribution
Based on the derived temperature dependency model, we observe the stress distribution of cross section for each layer of the composite beam structure. Figure 6 (a) shows an example for stress distribution after the high temperature packaging process. The maximum stress -374 MPa appears near the bottom of the M1 layer for R100001. We further look into the temperature dependency of the maximum stress for each combination, and find that the maximum stress of all combinations is zero crossing at 190.2 • C. Figure 6 (b) shows examples of R000101 and R100001. Considering that the yield stress of the aluminum drops rapidly around 200
• C, the result suggests that the common zero crossing temperature may indicate the point that most metal layers yield.
To further analyze the yield state of metal layers, we revisit the internal stress σ b of metal layers in (5) . When the metal starts to yield at high temperature, σ b is constraint by the tensile yield strength Y of the metal The residual stresses σ (z) of metal layers are released when metal layers yield, so σ (z) is modified to σ (z) when yield
σ (z) and ρ cannot be solved explicitly by (6) and (8) due to the yield condition. However, we may derive σ (z) and ρ at T = T 2 iteratively by (6) and (8) with an initial guess of ρ at T = T 1 near T 2 . With the iteration, state transition for a given thermal history can be calculated. Figure 7 shows the simulated scenario of the CMOS MEMS packaging process with the thermal history
The last cycle (20-60
• C) simulates the measurement activity (20-60
• C) in the lab. The simulation considers both tensile and compressive yield of metal layers.
It is found that the residual stress of each metal layer after the thermal process varies. This indicates that the assumption of single residual stress of metal layers used in previous sections is not valid. With the yield analysis, we derive the beam curvature for each layer combination without extracting the residual stress from measurement, as shown in figure 8 .
The estimation error of the model depends on the scaling factor K. With yield analysis in this section, similar model accuracy without residual stress extraction is achieved with typical CTE scaled by K = 1.4. The scaling factor K compensates inaccuracy of CTEs and the temperaturedependent yield curve. The yield analysis model does not require any pre-condition or extraction of residual stresses since the residual stresses can be predicted by simulating the yield/annealing process. Estimation results in table 3 simplified the analysis with the same yield stress curve for each layer. However, temperature-dependent yield stress of the aluminum thin film is process dependent and varies for different layer thicknesses [13] . Extracting residual stresses for individual layers, as shown in section 3.4, is a more feasible approach for beam curvature estimation when detailed material yield data are not available. Table 4 shows 10 Maxima CAS tool output examples of 2 6 = 64 beam curvature formulas (R00001-R010011, the second to 20th combinations with M6 present) for the simplified model described in section 3.2, where all oxide layers and all metal layers have the same thicknesses t o and t m . Calculated formulas and extracted key parameters shown in section 3 can be used in the circuit simulator that provides CMOS MEMS designers accurate modeling of beam curvature based on the model extracted from the measurement results of silicon proven test structures.
CAS tool for analytical curvature modeling

Conclusion
In this paper, we have demonstrated the analytical model of temperature-dependent yield effects on the curvatures of composite beam structures used in CMOS MEMS. Yield analysis during the thermal process of CMOS MEMS packaging process is also modeled. Key parameters including the residual stresses and the scaling factor of the CTE that characterize the temperature-dependent effect of the beam curvature of the process can be extracted by measuring curvatures of a limited number of metal/oxide layer combinations. The models are verified with measurement results of the ASIC-compatible 0.18 μm 1P6M CMOS MEMS process before and after the high temperature packaging process. Beam curvature prediction in these models can be imported in EDA tools to model the temperature-dependent device characteristics such as sensing capacitance and spring constant of MEMS sensors for the monolithic sensor SOC design.
